Design/Simulation – Part 1

Jackman Lin, Seho Kim, Dariusz Kacprzak

2022 Semester One

# Introduction

The goal of this assignment is to familiarize the class with using LTspice to design complex analogue circuitry. This document can be completed by attending the six laboratories between March 8, to March 21, 2022. The labs are going to be **online.** See CANVAS for the zoom link for these labs. TAs and lecturers will be present to help with the tasks presented in this assignment.

This document is part of the submission for the first part of the Design/Simulation, focused on the transmitter. It is due on **March 22, 2022**. Read each task carefully and ensure that all instructions are followed.

This assignment is worth **10 marks**, only one document needs to be submitted for each group by the group leader.

## Instructions

Please follow the guidelines outlined here:

* Read the assignment document carefully and complete all the mandatory tasks.
* Tasks are **bolded**.
* When discussing the work, be specific and refer to any images accurately
* When copy pasting schematics from LTSpice, use the snipping tool available in windows and ensure that all the relevant components are visible, with values clearly shown
* When copy pasting output graphs from LTSpice, include only **one or two periods** of any ac waveforms.
* Use the nearest E12 value when designing your circuitry to ensure that the simulation is as practical as possible.
* The tasks are not presented in order, they are instead split into functional blocks.

## Deliverables

The deliverables of this assignment are:

1. A completed version of this document.

Marks will be given based on:

* Completeness and correctness of the answers in this document
* Clarity of any screenshots presented

1. An LTspice simulation file of the entire transmitter side along with any related libraries required to run it.

Marks will be given based on:

* Clarity, correctness, and tidiness of the simulation.
* Understanding of how to use LTSpice features
* Use of techniques to simplify the simulation without compromising the practicality of the simulation

Submit a zipped file with a pdf version of this word document, the .asc file of the simulation, and any libraries of the practical components used. Name the zip file **“EE310\_Group*XX*\_Tx\_2022.zip”**, where *XX* is your group number.

# Chosen design Parameters

In this project, students must select various design parameters based on the information given in the design meetings. These parameters include:

* : The frequency of the PWM Modulation signal
* : The peak-to-peak voltage of the triangle wave in the triangle wave generator
* : The supply voltage of the transmitter side (indicate whether you are using single or dual sided supplies)
* : The reference voltage for the Op-amps and Comparators
* : The maximum forward current that the transmitting LED will be driven at
* : The peak-to-peak voltage of the conditioned input ac sine wave
* : The hysteresis band of the PWM generator

## Design Parameters

Choose suitable values for each of the parameters discussed in task 1. Some parameters will make sense as you progress through the lectures

* + 1. **Fill in Table 1 with the standard design parameters chosen, including units.**

Table 1: Chosen parameters for design

|  |  |
| --- | --- |
|  | 40kHz |
|  | 2V |
|  | 5V |
|  | 2.5V |
|  | 100mA |
|  | 1.9V |
|  | 2V |

## Design Justifications

* + 1. **Give a brief (one to two sentences) justification for the value of each parameter chosen in Table 1.**

|  |
| --- |
| :  40kHz would allow for 16 triangular waveforms for every 1 input signal waveform to have a high number of intersections between the conditioned input signal and the triangular waveform and a higher PWM resolution. A lower frequency than 40kHz could cause more distortion on the input signal of the receiver and a higher frequency than 40kHz might distort the waveform due to components with lower slew rates. |
| :  We would like to not favor a higher or lower PWM duty cycle, so we would need to make the similar in value to the peak-to-peak voltage of the conditioned input signal. We would condition the peak-to-peak voltage of the input signal to be slightly lower than so that we don’t risk having consecutive intersections of the conditioned input and triangular waveforms occur to soon after one another and risk being a shorter time period than the response time of the comparator that generates the PWM signal. |
| :  We would want to regulate the variable input voltage (9V to 16V) so that we have a more stable voltage, but we would want to take the worst-case scenario (9V) and have a regulator integrated circuit that converts that 9V into 5V, which is a supply voltage commonly used by cheaper OpAmps and Comparators. |
| :  We know from our calculations that it would be best to choose a that is half the voltage of the voltage top value of our triangular waveform, to ensure that our triangular waveform is symmetrical, so we have decided on a of 2.5V (5V/2). |
| :  Assuming that the LED to be used is the KA-3529 LED, the datasheet of the KA-3529 has an input DC current of 150mA. To ensure that we don’t damage the LED, for protection we would drive it at 100mA instead of 150mA |
| :  The input signal of 2Vpk-pk would need to be slightly conditioned to a lower value so that we don’t run risk of missing several switching time periods between the maximum and the minimum value in the PWM signal if two consecutive intersections of the triangular and input waveforms are too soon after each other. 1.5Vpk-pk seems suitable. |
| :  The hysteresis voltage band of the PWM generator would be what creates our desired peak-to-peak voltage of our triangular waveform of 2V. With that said, |

# Triangle wave generator

In this project, a Triangle Wave Generator (TWG) is used to produce a high frequency modulation signal to encode the input sinusoid.

A standard TWG with labelled components is given in Figure 1



Figure 1: A standard TWG

## Calculating theoretical values

Using the theory learned in the design meetings, calculate the required values for the Triangle Wave Generator to achieve the stated in Table 1.

* + 1. **Fill out Table 2 with the expected values, including units.**

Table 2: Calculate theoretical values for the TWG

|  |  |
| --- | --- |
|  | 1k |
|  | 3.3k |
|  | 8.2k |
|  | 15n |

## Simulation with ideal values

Open the simulation called “Assignment1\_Task2\_2.asc”.This file contains a simulation of an ideal TWG. Follow the instructions in the simulation to complete task 2.2.

Make sure that all the values are clearly labelled, and the simulations include any auxiliary components such as sources.

* + 1. **Paste a screenshot of the final schematic from the LTSpice simulation into the box below.**

|  |
| --- |
|  |

* + 1. **Paste a screenshot of the simulated Triangle wave () and Square wave () into the box below.**

Using the cursor tool in LTSpice, measure

* of the square wave
* of the triangle wave
* The rising slope of the triangle wave ()
* The falling slope of the triangle wave ()

|  |  |
| --- | --- |
| **Screenshot of Square wave showing and** | |
| **Screenshot of triangle wave showing and the rising slope of the triangle wave**  (measured using cursors) | |
| **Screenshot of triangle wave showing and the falling slope of the triangle wave**  (measured using cursors) | |
| Calculated (kHz) | **40kHz** |
| Simulated (kHz) | **38.59kHz** |
| Calculated (V) | **2.00** |
| Simulated (V) | **2.26** |
| Simulated rising slope of | **0.17** |
| Calculated rising slope of | **0.16** |
| Simulated falling slope of | **-0.18** |
| Calculated falling slope of | **-0.16** |

**Save a copy of this simulation as “EE310\_Assignment1\_TX\_Group\_X.asc ”, where X is your group number. This new schematic will be the file that needs to be submitted for the assessment.**

* + 1. Optional task: Make some observations on the accuracy of the theory and the ideal simulation.

|  |
| --- |
| The theory has a lot of assumptions that are in place to make calculations easier. One is that the input of the OpAmps have no current through them and that the OpAmps have an infinite slew rate and an infinite supply rejection ratio. This could lead to differences between simulation and the theoretically expected results.  With simulation however, the slew rate of the OpAmps are not perfect, the also do not have zero input current. The time steps of the simulation could also affect the accuracy of the simulated waveform results. With all of this said, the simulation and theory seem to be reasonably close to each other in terms of expected results. |

## Practical components

Using the new saved file developed in task 2.2.2, each group will develop their model using practical models for each component. In practice, op-amps have limited GBWs and slew rates, and comparators have different output configurations and response times.

*Libraries for the LM358, and TLC082 op-amps have been included. The LM393 comparator is also included. Please read the included pdf on how to include various components. Further support is offered in the labs.*

* + 1. **Fill in** Table 3 **with the general detail of the op-amp and comparator selected.**

Table 3: Op-amp selection table

|  |  |
| --- | --- |
| Op-amp | LM358 |
| Op-amp GBW | 100kHz |
| Op-amp slew rate (V/us) | 0.2V/us |
| Comparator | LM393 |
| Output response time (us) | 500ns |
| Output type (TTL, Open Collector) | Open Collector |

In the new LTSpice schematic, replace the op-amp and the comparator with your chosen models.

* + 1. **Paste a screenshot of the schematic into the box below.**

|  |
| --- |
|  |

**Paste a screenshot of the simulated Triangle wave () and Square wave () into the box below.**

Using the cursor tool in LTSpice, measure

* of the square wave,
* of the triangle wave
* The rising slope of the triangle wave ()
* The falling slope of the triangle wave ()

|  |  |
| --- | --- |
| **Screenshot of the practical square wave showing and** | |
| **Screenshot of practical triangle wave showing and the measured rising slope of the triangle wave** | |
| **Screenshot of practical triangle wave showing and the measured falling slope of the triangle wave** | |
| Ideal (kHz) | **40k** |
| Simulated (kHz) | **0.75** |
| Ideal (V) | **2.00** |
| Simulated (V) | **1.28** |
| Simulated rising slope of | **0.19** |
| Calculated rising slope of | **0.16** |
| Simulated falling slope of | **-0.000795** |
| Calculated falling slope of | **-0.16** |

* + 1. Optional task: Discuss any differences observed between the practical simulation and the ideal simulation performed in Task 2.2.
* Think about the cause of any differences in and between the ideal model and the practical model
* Think about what needs to be done to set the frequency to the desired value as stated in Table 1
* Think about what needs to be done to set the to the desired value as stated in Table 1
* Think about any additional components required for the practical simulation and why they are needed.

|  |
| --- |
| When we replace the ideal OpAmps with practical OpAmp models, reaches a lower high voltage output than expected due to the limitations of practical OpAmps. Since the output high voltage of the square waveform for the practical OpAmp is lower than the 5V with ideal OpAmp models, the Schmitt’s trigger circuit (with the same voltage reference voltage) would generate a lower high voltage square wave with an uneven duty cycle. When this signal is fed into the integrating circuit, this results in the triangular waveform having a much steeper rising slope than falling slope with a much longer capacitor discharging time. We can see that this means that the capacitor would have a much lower falling slope and that the voltage discharging curve of the capacitor becomes a lot more prominent. This would mean that the frequency of the generated triangular waveform would be decreased significantly. The voltage discharging curve of the capacitor becomes a lot more prominent as a result of this decrease in frequency.  The practical OpAmp used is an open-collector comparator. To correct this issue of lowered output voltage of the practical OpAmp, a voltage should be supplied to the collector of the output transistor of the Shmitt’s trigger to ensure that it functions correctly. To do this, we would use our regulated 5V supply voltage with a relatively low resistance pull-up resistor to be connected to the output of the comparator. This would increase the high output voltage of the comparator without shorting it with the regulated voltage supply. This creates a voltage divider circuit that can be controlled so that the output of the comparator is closer to the desired voltage level. The voltage reference could also be decreased to have a lower value so that it is closer to half of the top output voltage of the comparator. This would then result in a more symmetrical triangular waveform. The power dissipated by the pull-up resistor should be low to increase the output voltage, but if it is too low could result in higher power losses and this should be taken into consideration. |

* + 1. Implement any changes required so the parameters set in Table 1 are matched

Implemented changes are seen below:

Diagram, schematic

Description automatically generated

**Paste a screenshot of the simulated Triangle wave () and square wave () into the box below.**

Using the cursor tool in LTSpice, measure

* + of the square wave,
  + of the triangle wave
  + The rising slope of the triangle wave ()
  + The falling slope of the triangle wave ()



|  |  |
| --- | --- |
| **Screenshot of the practical square wave showing and** | |
| **Screenshot of practical triangle wave showing and the measured rising slope of the triangle wave** | |
| **Screenshot of practical triangle wave showing and the measured falling slope of the triangle wave** | |
| Ideal (kHz) | **40k** |
| Simulated (kHz) | **36.64** |
| Ideal (V) | **2.00** |
| Simulated (V) | **1.74** |
| Ideal rising slope of | **0.17** |
| Simulated rising slope of | **0.14** |
| Ideal falling slope of | **-0.18** |
| Simulated falling slope of | **-0.11** |

# Input Signal Conditioner

The purpose of the input signal conditioner (ISC) is to process your input sinusoid, which represents the speed of the car, into a waveform which is compatible with the TGW. The input waveform is a sinusoid with a fixed amplitude of 1 V, a variable offset between 1-3V, and a variable frequency between 1 – 2.5 kHz. The frequency of the waveform relates to the speed of the front vehicle.

## Inputs and Outputs

* + 1. **Write a brief (one paragraph) description of what factors governs what the output of the ISC needs to be. Consider the design of the TWG in the previous section.**

|  |
| --- |
| Our input signal has a variable DC offset. To make out input signal more stable, we would first remove the DC offset using a high-pass filter and then shift the output of the high-pass filter upwards by 2V DC offset. The 2V DC shift is done so that the input signal has the same DC offset as the triangular waveform created in the previous stage. While changing the DC offset of the input signal to 2V, we would also reduce the signal to a 1V pk-pk voltage signal to ensure that the triangular waveform has a larger pk-pk voltage than the input signal so that later when our PWM signal is generated, we do not skip over any intersections that occur between our input signal and our triangular waveform. |

## ISC Circuit simulation

Your group needs to design an ISC that can meet the requirements outlined in task 3.1.1. Design a practical ISC circuit using the same schematic file as the TWG.

* + 1. **Paste a screenshot of the proposed LTSpice schematic of the ISC**

|  |
| --- |
|  |

* + 1. **For this task, set the input waveform to 2V offset with 1 V amplitude. Set the frequency to 1 kHz**

**Paste the input and output sinusoids of the ISC below.**

Use the cursor tools to confirm that the input waveform is correct, and that the output waveform matches the description written in task 3.1.1

|  |
| --- |
|  |

* + 1. **For this task, set the input waveform to 3V offset with 1 V amplitude. Set the frequency to 1 kHz**

**Paste the input and output sinusoids of the ISC below.**

Use the cursor tools to confirm that the input waveform is correct, and that the output waveform matches the description written in task 3.1.1

|  |
| --- |
|  |

* + 1. **For this task, set the input waveform to 2V offset with 1 V amplitude. Set the frequency to 2.5 kHz**

**Paste the input and output sinusoids of the ISC below.**

Use the cursor tools to confirm that the input waveform is correct, and that the output waveform matches the description written in task 3.1.1

|  |
| --- |
|  |

* + 1. **For this task, set the input waveform to 3V offset with 1 V amplitude. Set the frequency to 2.5 kHz**

**Paste the input and output sinusoids of the ISC below.**

Use the cursor tools to confirm that the input waveform is correct, and that the output waveform matches the description written in task 3.1.1

|  |
| --- |
|  |

# PWM Generator

The PWM generator takes the input from the ISC and the TWG and modulates the two signals together. For this task, design a PWM comparator circuit

## PWM generator schematic

* + 1. **Design a PWM generator circuit in LTSpice and Paste it here**

|  |
| --- |
|  |

## PWM generator simulation

In this task, the TWG, the ISC, and the PWM generator will be connected to modulate the input sinusoid into a PWM signal that represents it.

Connect the practical TWG, the practical ISC, and the PWM generator together in LTSpice

* + 1. **Set the input sinusoid into the system with an offset of 3V, an 1 V amplitude and a frequency of 2.5 kHz. Run the full simulation and Paste the following waveforms into the box below.**
* **Input Triangle Wave from the TWG**
* **Input sinusoid from the ISC**
* **Output of the PWM**

Set up the time-scale of the simulation to show one cycle of the input 2.5 kHz signal

|  |
| --- |
|  |

* + 1. Optional task: Observe the salient features of the PWM signal. Discuss how the duty cycle of the PWM match relate to the triangle wave and sinusoidal speed inputs.

|  |
| --- |
| The closer the peak and minimum voltages of the input and triangular waveform signals are, the more variability of the Duty cycle over one cycle of the input waveform. The frequency of the triangular waveform relative to the input waveform determines the PWM resolution. |

# LED Amplifier

An amplifier is required to drive the LED which is used to send the encoded message to the receiver. For this project, a Darlington pair amplifier is suggested. A basic structure of this amplifier is shown in Figure 2.



Figure 2: A standard structure of an ideal Darlington pair amplifier

## Component calculations

Each resistor must be calculated to set to the desired value stated in Table 1. Make sure that these resistors are E12 values.

* + 1. **For each resistor R1 to R4, fill in the values chosen.**

|  |
| --- |
| R1:2.2k ohms |
| R2: 1k ohms |
| R3: 15.95ohms (27//39 ohms) |
| R4: 1k |

* + 1. Using the resistor values chosen in task 4.1.1, calculate the values of and when the signals are high

|  |  |
| --- | --- |
| Calculated | 3.01 V |
| Calculated | 100mA |

## Amplifier simulation

Using LTspice, design the Darlington pair amplifier on the same simulation as the TWG, the ISC, and the PWM generator. Run the full transmitter simulation using the values decided on in Task

* + 1. Set the input sinusoid to a 3V offset waveform with 0.5V amplitude. Set the frequency to be 1 kHz.

**Run the simulation, Paste a single cycle (of the 1 kHz input) of the simulated into the box below. Measure the required parameters using the LTspice measurement tools**

|  |  |
| --- | --- |
|  | |
| **Simulated** | 103mA |
| **Simulated** | 2.95V |

* + 1. Optional task: Discuss any differences (or lack of differences) between the calculated and simulated values for and .

|  |
| --- |
| * We assumed the current through the base of Q1 is zero so that can be found through a voltage divider between the pull-up resistor of the PWM generator parallel to R1, and R4. This is however not true in practice and there would be a current through the base of Q1 which would lower the current through R4 and as a result, decrease the voltage . * We also made use of the assumption that the base emitter voltages of the transistors are 0.7V, but this varies depending on factors including, the transistor operating point or transistor manufacture. * We also assumed the worst-case gains of the transistors, but it is more likely that we get a better transistor gains which also vary depending on transistor manufacture. * With all of this considered, the differences between our design and a practical implementation of it would be negligible. This validates the assumptions we have made during design. |

## Practical Considerations

When designing an amplifier, the power loss in certain components need to be considered. This ensures that the system can run for a long time reliably.

* + 1. **Using the measurement tools in LTSpice, measure the power dissipation of the transistors and resistors of the Darlington pair amplifier shown in Figure 2**

|  |  |
| --- | --- |
| Part | Power Dissipation (mW) |
| Q1 | 8.66 |
| Q2 | 111.18 |
| R1 | 10.86 |
| R2 | 5.16 |
| R3 | 154.08 (lower with parallel combination) |
| R4 | 8.65 |

* + 1. **Briefly comment on whether any of the components in task 4.3.1 needs special attention when built in practice. Include details on components need to be modified and how the changes will be implemented.**

|  |
| --- |
| Resistor R3 dissipates a lot of power. We could use two 32-ohm resistors in parallel instead to reduce the power dissipated. Practically, we could prepare unpopulated pads on the PCB to place the 32-ohm resistors. We could also stack the two resistors above one another on the same pad if we don’t have additional pads to connect the two resistors in parallel.  The transistors dissipate a lot of power and get hot when they are in operation. A heat sink should be used to lower their temperature during operation. |

# Voltage Regulation

Each group must decide on a practical means of meeting client requirements of being able to operate between 9 – 16V.

## Vsupply setting

In this task, each group must decide on a practical method of generating the rail as chosen in Table 1

* + 1. **Choose an appropriate voltage regulator for you application using the ECSE store stock list**

|  |  |
| --- | --- |
| Chosen Regulator | L78L05ACZ |
| Vin range of chosen regulator | 7V to 30V DC |
| Vout of chosen regulator | 5V |
| Output current limits of chosen regulator | 100 mA |

* + 1. **Give a brief description (1 to 2 sentences) of why this regulator was chosen over other parts**

|  |
| --- |
| For our design, we require a 5V voltage regulator In the ECSE store, there are 4 possibly suitable voltage regulators. Two of those in the ECSE store are either not available or out of stock from the suppliers. The remaining available ones are L7805CV and LD1117S50CTR. The L7805CV costs $0.37 and has a median SRR of 67.5. while the LD1117S50CTR costs $0.45 with a median SRR of 67.5 So we decided to use the L7805CV regulator as it was the cheapest option for the same performance. |

* + 1. Optional task: The voltage regulator is usually not simulated in LTSpice as an ideal voltage source can emulate its performance. However, in practice a voltage regulator must be physically populated.

**Read the datasheet for the voltage regulator chosen and drawn a schematic showing the circuitry needed to implement a practical voltage regulator on a breadboard or PCB.**

|  |
| --- |
|  |

## Vref setting

In this task, each group must decide on a practical method of generating as decided on in Table 1.

* + 1. Paste a practical circuit to generate your voltage

|  |
| --- |
|  |